

### ***AMENDMENTS TO THE CLAIMS***

Please amend the claims as indicated hereafter.

***Claims:***

1. (Currently Amended) A method for generating a set of test sequencevectors for testing an integrated circuit, each test sequencevector of the set of test sequencevectors containing a plurality of bits defining test inputs for the integrated circuit, the method comprising the steps of:

defining a list of faults for the integrated circuit;

generating at least one test sequencevector that defines values for those inputs necessary to detect at least one target fault selected from the list of faults, the values comprising only a portion of the bits of the at least one test sequencevector, wherein a remainder of the bits in the at least one test sequencevector are unspecified bit positions; and

setting the values of a plurality of the unspecified bit positions using a non-random filling methodology.

2. (Original) The method as defined in claim 1, wherein the step of setting the values of the unspecified bit positions includes setting each of the plurality of the unspecified bit positions to a value of one.

3. (Original) The method as defined in claim 1, wherein the step of setting the values of the unspecified bit positions includes setting each of the plurality of the unspecified bit positions to a value of zero.

4. (Original) The method as defined in claim 1, wherein the step of setting the values of the unspecified bit positions includes extending a value of a last specified bit position to set a plurality of the unspecified bit positions to a value equal to the last specified bit position.

5. (Original) The method as defined in claim 1, wherein the step of setting the values of the unspecified bit positions includes setting each of the plurality of the unspecified bit positions using a repeating pattern of ones and zeros.

6. (Original) The method as defined in claim 1, wherein the step of setting the values of the unspecified bit positions includes setting each of the plurality of the unspecified bit positions using an algorithm that is conducive to compression.

7. (Original) The method as defined in claim 1, further including the step of setting a plurality of the unspecified bit positions in accordance with a random filling methodology.

8. (Currently Amended) The method as defined in claim 1, further including the steps of:

adding a first test sequencevector to a list of test sequencevectors and marking the selected fault as detected;

generating an additional test sequencevector which defines values for those inputs necessary to detected a target fault selected from the list of faults, and other than one marked as detected;

determining whether the additional test sequencevector may be compacted with any test sequencevector in the list of test sequencevectors, and if so, compacting the additional test sequencevector with a test sequencevector in the set of test sequencevectors, and if not, adding the additional test sequencevector to the set of test sequencevectors.

9. (Currently Amended) The method as defined in claim 1, wherein a first test sequencevector of the plurality of test sequencevectors defines values for those inputs necessary to detect a plurality of target faults selected from the list of faults.

10. (Currently Amended) The method as defined in claim 1, wherein additional test sequencevectors of the plurality of test sequencevectors define values for those inputs necessary to detect a plurality of target faults selected from the list of faults.

11. (Currently Amended) The method as defined in claim 1, wherein a first test ~~sequence~~vector of the plurality of test ~~sequence~~vectors defines values for only those inputs necessary to detect a target fault selected from the list of faults.

12. (Currently Amended) The method as defined in claim 1, further including the step of fault simulating a first test ~~sequence~~vector created in the generating step (b) to determine if the first test ~~sequence~~vector detects additional faults, and if so, marking said additional faults as detected.

13. (Original) The method as defined in claim 1, wherein the integrated circuit is a portion of a larger integrated circuit chip.

14. (Currently Amended) The method as defined in claim 1, wherein outputs for the at least one test ~~sequence~~vector are generated in response to the compacted condition.

15. (Currently Amended) An apparatus for generating a set of test sequencevectors comprising:
- first means for evaluating a list of faults and generating at least one test sequencevector configured to test at least one fault on the list of faults, the at least one test sequencevector defining values for those inputs necessary to detect at least one target fault selected from the list of faults, the values comprising only a portion of the bits of the at least one test sequencevector, wherein a remainder of the bits in the at least one test sequencevector are unspecified bit positions; and
- second means for setting a plurality of the values of the unspecified bit positions using a non-random filling methodology.

16. (Currently Amended) The ~~method~~apparatus as defined in claim 15, wherein the second means sets the values of the unspecified bit positions by setting each of the unspecified bit positions to a value of one.

17. (Currently Amended) The ~~method~~apparatus as defined in claim 15, wherein the second means sets the values of the unspecified bit positions by setting each of the unspecified bit positions to a value of zero.

18. (Currently Amended) The ~~method~~apparatus as defined in claim 15, wherein the second means sets the values of the unspecified bit positions by setting each of the unspecified bit positions to a repeating pattern of ones and zeros.

19. (Currently Amended) The ~~method~~apparatus as defined in claim 15, wherein the step of setting the values of the unspecified bit positions includes extending a value of a last specified bit position to set a plurality of the unspecified bit positions to a value equal to the last specified bit position.

20. (Currently Amended) The ~~method~~apparatus as defined in claim 15, wherein the step of setting the values of the unspecified bit positions includes setting each of the plurality of the unspecified bit positions using an algorithm that is conducive to compression.